

Description

The SiT9396 is an AEC-Q100 qualified, ultra-low jitter differential oscillator engineered for automotive applications. It delivers the most stable timing under environmental stressors such as shock, vibration, high heat, rapid thermal transients and power supply noise.

The SiT9396 can be factory programmed for specific combinations of frequency, stability, output signaling, voltage, and output enable functionality. Programmability enables automotive system designers to qualify the device once and use it for different applications. It also eliminates the long lead times and customization costs associated with quartz devices where each combination is custom built.

In addition to standard differential signal types, this device comes with a unique FlexSwing™ output-driver that performs like LVPECL but provides independent control of voltage swing and DC offset. It is designed to interface with chipsets having non-standard input voltage requirements and eliminate all external source-bias resistors. It also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for an external dedicated LDO.

Refer to [Manufacturing Notes](#) for proper reflow profile, tape and reel dimension, and other manufacturing related information.

Features


- Any frequency between 1 MHz and 220 MHz accurate to 6 decimal places
(For additional frequencies, refer to SiT9397 datasheet)
- 150 fs RMS typical phase jitter, 12 kHz to 20 MHz
- 9 fs/mV typical PSNR
- AEC-Q100 Grade 1 temperature range (-40°C to 125°C). Grade 2 and 3 also available.
- LVPECL, LVDS, HCSL, Low-power HCSL, and FlexSwing signaling options
- ±30 and ±50 ppm frequency stabilities.
[Contact SiTime](#) for ±20 ppm and ±25 ppm
- Factory programmable options for low lead time
- 1.8 V, 2.5 V, 3.3 V, and wide continuous power supply voltage range options
- 2 x 1.6, 2.5 x 2, 3.2 x 2.5 mm x mm package. [Contact SiTime](#) for 7 x 5, 5 x 3.2 mm x mm or smaller packages

Applications

- ADAS computer, ECU
- Collision detection devices
- In-vehicle 10/40/100 Gbps Ethernet
- Infotainment systems
- Lidar
- Radar

Related products for [automotive applications](#).

For aerospace and defense applications SiTime recommends using only [Endura™ SiT9356](#).



Block Diagram




Figure 1. SiT9396 Block Diagram

Package Pinout





Figure 2. Pin Assignments (Top view)
(Refer to [Table 15](#) for Pin Descriptions)

Ordering Information

SiT9396AA-01B3-3310-125.000000D



Notes:

1. [Contact SiTime](#) for ±20 ppm and ±25 ppm.
2. [Contact SiTime](#) for other package sizes.

Table 1. Ordering Codes for Supported Tape & Reel Packing Method

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)
2.0 x 1.6	D	E	G
2.5 x 2.0	D	E	G
3.2 x 2.5	D	E	G

TABLE OF CONTENTS

Description	1
Features	1
Applications	1
Block Diagram	1
Package Pinout	1
Ordering Information	2
Electrical Characteristics	4
Pin Description	14
FlexSwing Configurations	15
Test Circuit Diagrams	17
Test Setups for LVPECL Measurements	17
Test Setups for FlexSwing Measurements	18
Test Setups for LVDS Measurements	19
Test Setups for HCSL Measurements	20
Test Setups for Low-Power HCSL Measurements	21
Waveform Diagrams	22
Termination Diagrams	24
LVPECL and FlexSwing Termination	24
LVDS, Supply Voltage: 1.8 V \pm 5%, 2.5 V \pm 10%, 3.3 V \pm 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V	25
HCSL, Supply Voltage: 1.8 V \pm 5%, 2.5 V \pm 10%, 3.3 V \pm 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V	25
Low-power HCSL, Supply Voltage: 1.8 V \pm 5%, 2.5 V \pm 10%, 3.3 V \pm 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V	25
Dimensions and Patterns — 2.0 x 1.6 mm x mm	26
Dimensions and Patterns — 2.5 x 2.0 mm x mm	27
Dimensions and Patterns — 3.2 x 2.5 mm x mm	28
Additional Information	29
Revision History	29

Electrical Characteristics

All Min and Max limits in the Electrical Characteristics tables are specified over operating temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage. See [Test Circuit Diagrams](#) for the test setups used with each signaling type.

Table 2. Electrical Characteristics – Common to All Output Signaling Types

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Frequency Range						
Output Frequency Range	f	1	–	220.000000	MHz	Accurate to 6 decimal places
Frequency Stability						
Frequency Stability	F_stab	–	–	±30	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variation of 2 pF ± 10%, and 10 years aging at 85°C. Contact SiTime for ±20 ppm or ±25 ppm.
		–	–	±50	ppm	
10 Year Aging	F_10y	–	±0.5	–	ppm	Ambient temperature of 85°C
Temperature Range						
Operating Temperature Range	T_use	-20	–	+70	°C	Extended commercial, ambient temperature
		-40	–	+85	°C	AEC-Q100 Grade 3
		-40	–	+105	°C	AEC-Q100 Grade 2
		-40	–	+125	°C	AEC-Q100 Grade 1
Supply Voltage						
Supply Voltage	Vdd	1.71	–	3.63	V	Voltage-supply order code "YY"
		2.25	–	3.63	V	Voltage-supply order code "XX"
		1.71	1.80	1.89	V	Voltage-supply order code "18". Contact SiTime for 1.5 V
		2.25	2.50	2.75	V	Voltage-supply order code "25"
		2.97	3.30	3.63	V	Voltage-supply order code "33"
Input Characteristics						
Input Voltage High	V _{IH}	70%	–	–	Vdd	Logic High function for Pin 1
Input Voltage Low	V _{IL}	–	–	30%	Vdd	Logic High function for Pin 1
Input Pull-up/Pull-down Impedance	Z _{in}	–	120	–	kΩ	Pin 1 for OE function
Output Characteristics						
Duty Cycle	DC	48	–	52	%	See Figure 15 for waveform.
Startup, OE and SE Timing						
Startup Time	T _{start}	–	1.2	2	ms	Measured from the time Vdd reaches its rated minimum value
Output Enable Time 1	T _{oe}	–	–	100+3 clock cycles	ns	For all signaling types except Low-Power HCSL. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See Figure 21 for waveform.
Output Enable Time 2	T _{oe}	–	–	500+3 clock cycles	ns	For Low-Power HCSL signaling type. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See Figure 21 for waveform.
Output Disable Time	T _{od}	–	–	100+3 clock cycles	ns	Measured from the time OE pin toggles to disable logic level to the last clock edge. See Figure 22 for waveform.
Jitter and Phase Noise, measured at f = 155.52 MHz						
RMS Phase Jitter (random)	T _{phj}	–	150	–	fs	12 kHz to 20 MHz offset frequency integration bandwidth. Contact SiTime for <100 fs rms jitter
Spurious Phase Noise	PN _{spur}	–	-88	–	dBc	12 kHz to 20 MHz offset frequency range
RMS Period Jitter^[3]	T _{jitt_per}	–	0.5	–	ps	Measured based on 10K cycle
Peak Cycle-to-cycle Jitter^[3]	T _{jitt_cc}	–	3.5	–	ps	Measured based on 1K cycle

Note:

3. Measured according to JESD65B using Keysight DSAX91604A Oscilloscope.

Table 3. Electrical Characteristics – LVPECL | Supply voltage (“order code”): 2.5 V \pm 10% (“25”), 3.3 V \pm 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal supply voltage of 2.5 V and nominal frequency of 155.52 MHz unless otherwise stated. See [Figure 4](#) and [Figure 5](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	35.5	–	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination 1	Idd_oe_wt1	–	46	–	mA	Including load termination current as shown in Figure 26 for Vdd=3.3 V \pm 10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms.
		–	46	–	mA	Including load termination current as shown in Figure 26 for Vdd=2.5 V \pm 10% and R3=220 Ohms.
Current Consumption, Output Enabled with Termination 2	Idd_oe_wt2	–	62	–	mA	Including load termination current. See Figure 27 for termination.
Current Consumption Output Disabled with Termination 1	Idd_od_wt1	–	53.5	–	mA	Including load termination current as shown in Figure 26 for Vdd=3.3 V \pm 10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms. Driver output is at logic-high voltage levels.
		–	53.5	–	mA	Including load termination current as shown in Figure 26 for Vdd=2.5 V \pm 10% and R3=220 Ohms. Driver output is at logic-high voltage levels.
Current Consumption, Output Disabled with Termination 2	Idd_od_wt2	–	73.5	–	mA	Including load termination current. See Figure 27 for termination. Driver output is at logic-high voltage levels.
Output Characteristics						
Output High Voltage	VOH	Vdd-1.075	Vdd-0.95	Vdd-0.86	V	See Figure 14 for waveform.
Output Low Voltage	VOL	Vdd-1.84	Vdd-1.7	Vdd-1.62	V	See Figure 14 for waveform.
Output Differential Voltage Swing	V_Swing	1.4	1.5	1.65	V	See Figure 15 for waveform.
Rise/Fall Time	Tr, Tf	–	170	–	ps	20% to 80%. See Figure 15 for waveform.
Differential Asymmetry, peak-peak	V_da	–	45	–	mV	See Figure 17 for waveform.
Differential Skew, peak	V_ds	–	\pm 30	–	ps	See Figure 18 for waveform.
Overshoot Voltage, peak	V_ov	–	12	–	%	Measured as percent of V_Swing. See Figure 19 for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	9	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	2.0	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 4 .
Power Supply-Induced Phase Noise	PSPN	–	-79	–	dBc	50 mV peak-peak ripple on VDD.
		–	-92	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 4 .

Table 4. Electrical Characteristics – FlexSwing | Supply voltage (“order code”) referred to VDD, only: 2.5 V \pm 10% (“25”), 3.3 V \pm 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal frequency of 155.52 MHz unless otherwise stated. See [Figure 6](#) and [Figure 7](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	idd_oe_nt	–	36.5	–	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	idd_oe_wt	–	44	–	mA	Including load termination current, for FlexSwing order code “ER”. See Figure 26 for Vdd=3.3 V \pm 10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms.
		–	44	–	mA	Including load termination current, for FlexSwing order code “ER”. See Figure 26 for Vdd=2.5 V \pm 10%, and R3=220 Ohms.
Current Consumption Output Disabled with Termination	idd_od_wt	–	49.5	–	mA	Including load termination current, for FlexSwing order code “ER”. See Figure 26 for Vdd=3.3 V \pm 10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms. Driver output is at logic-high voltage levels.
		–	49.5	–	mA	Including load termination current, for FlexSwing order code “ER”. See Figure 26 for Vdd=2.5 V \pm 10%, and R3=220 Ohms. Driver output is at logic-high voltage levels.
Output Characteristics						
Output High Voltage	VOH	VHn -0.13	VHn	VHn +0.1	V	See Figure 14 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOH (i.e. VHn) values
Output Low Voltage	VOL	VLn -0.13	VLn	VLn +0.12	V	See Figure 14 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing	-15%	2*(VHn-VLn)	+15%	V	See Figure 15 for waveform.
Rise/Fall Time	Tr, Tf	–	170	–	ps	20% to 80%. See Figure 15 for waveform.
Differential Asymmetry, peak-peak	V_da	–	55	–	mV	See Figure 17 for waveform.
Differential Skew, peak	V_ds	–	\pm 40	–	ps	See Figure 18 for waveform.
Overshoot Voltage, peak	V_ov	–	12	–	%	Measured as percent of V_Swing. See Figure 19 for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	14	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “ER”.
		–	2	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “ER”. Using RC power supply filter as shown in Figure 6 .
Power Supply-Induced Phase Noise	PSPN	–	-75	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “ER”.
		–	-93	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “ER”. Using RC power supply filter as shown in Figure 6 .

Table 5. Electrical Characteristics – FlexSwing | Supply voltage (“order code”) referred to GND, only: 1.8 V \pm 5% (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal frequency of 155.52 MHz unless otherwise stated. See [Figure 6](#) and [Figure 7](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	I _{dd_oe_nt}	–	38	–	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	I _{dd_oe_wt}	–	45.5	–	mA	Including load termination current, for FlexSwing order code “3E”. See Figure 26 for V _{dd} =1.8 V \pm 5% and R ₃ =220 Ohms.
		–	45.5	–	mA	Including load termination current, for FlexSwing order code “3E”. See Figure 26 for V _{dd} =1.71 V to 3.63 V and R ₃ =220 Ohms.
Current Consumption Output Disabled with Termination	I _{dd_od_wt}	–	51.5	–	mA	Including load termination current, for FlexSwing order code “3E”. See Figure 26 for V _{dd} =1.8 V \pm 5% and R ₃ =220 Ohms. Driver output is at logic-high voltage levels.
		–	51.5	–	mA	Including load termination current, for FlexSwing order code “3E”. See Figure 26 for V _{dd} =1.71 V to 3.63 V and R ₃ =220 Ohms. Driver output is at logic-high voltage levels.
Output Characteristics						
Output High Voltage	V _{OH}	V _{Hn} – 0.1	V _{Hn}	V _{Hn} + 0.12	V	See Figure 14 for waveform; Refer to Table 16 or Table 17 order codes for nominal V _{OH} (i.e. V _{Hn}) values
Output Low Voltage	V _{OL}	V _{Ln} – 0.1	V _{Ln}	V _{Ln} + 0.12	V	See Figure 14 for waveform; Refer to Table 16 or Table 17 order codes for nominal V _{OH} (i.e. V _{Hn}) values
Output Differential Voltage Swing	V _{Swing}	-15%	2*(V _{Hn} -V _{Ln})	+15%	V	See Figure 15 for waveform.
Rise/Fall Time	T _r , T _f	–	170	–	ps	20% to 80%. See Figure 15 for waveform.
Differential Asymmetry, peak-peak	V _{da}	–	60	–	mV	See Figure 17 for waveform.
Differential Skew, peak	V _{ds}	–	\pm 40	–	ps	See Figure 18 for waveform.
Overshoot Voltage, peak	V _{ov}	–	12	–	%	Measured as percent of V _{Swing} . See Figure 19 for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	12	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “3E”.
		–	2	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “3E”. Using RC power supply filter as shown in Figure 6 .
Power Supply-Induced Phase Noise	PSPN	–	-76	–	dBc	50 mV peak-peak ripple on V _{DD} . For FlexSwing order code “3E”.
		–	-95	–	dBc	50 mV peak-peak ripple on V _{DD} . For FlexSwing order code “3E”. Using RC power supply filter as shown in Figure 6 .

Table 6. Electrical Characteristics – FlexSwing | Supply voltage (“order code”) referred to GND, only: 2.5 V \pm 10% (“25”), 3.3 V \pm 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal frequency of 155.52 MHz unless otherwise stated. See [Figure 6](#) and [Figure 7](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	37	–	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	44.5	–	mA	Including load termination current, for FlexSwing order code “VP”. See Figure 26 for Vdd=3.3 V \pm 10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms.
Current Consumption Output Disabled with Termination	Idd_od_wt	–	53	–	mA	Including load termination current, for FlexSwing order code “VP”. See Figure 26 for Vdd=3.3 V \pm 10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms. Driver output is at logic-high voltage levels.
Output Characteristics						
Output High Voltage	VOH	VHn - 0.11	VHn	VHn + 0.1	V	See Figure 14 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOH (i.e. VHn) values
Output Low Voltage	VOL	VLn - 0.1	VLn	VLn + 0.1	V	See Figure 14 for waveform; Refer to Table 16 or Table 17 order codes for nominal VOH (i.e. VHn) values
Output Differential Voltage Swing	V_Swing	-15%	2*(VHn-VLn)	+15%	V	See Figure 15 for waveform.
Rise/Fall Time	Tr, Tf	–	170	–	ps	20% to 80%. See Figure 15 for waveform.
Differential Asymmetry, peak-peak	V_da	–	60	–	mV	See Figure 17 for waveform.
Differential Skew, peak	V_ds	–	\pm 40	–	ps	See Figure 18 for waveform.
Overshoot Voltage, peak	V_ov	–	12	–	%	Measured as percent of V_Swing. See Figure 19 for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	14	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “VP”.
		–	2	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “VP”. Using RC power supply filter as shown in Figure 6 .
Power Supply-Induced Phase Noise	PSPN	–	-75	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “VP”.
		–	-93	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “VP”. Using RC power supply filter as shown in Figure 6 .

Table 7. Electrical Characteristics – LVDS | Supply voltage (“order code”): 2.5 V \pm 10% (“25”), 3.3 V \pm 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal supply of 2.5 V and nominal frequency of 155.52 MHz unless otherwise stated. See [Figure 8](#) and [Figure 9](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	idd_oe_nt	–	32.5	–	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	idd_oe_wt	–	36	–	mA	Including load termination current. See Figure 30 for termination.
Current Consumption Output Disabled with Termination	idd_od_wt	–	42	–	mA	Including load termination current. See Figure 30 for termination. Driver output is at logic-high voltage levels.
Output Characteristics						
Differential Output Voltage	VOD	250	360	450	mV	See Figure 16 for waveform.
Delta VOD	Δ VOD	–	–	50	mV	See Figure 16 for waveform.
Offset Voltage	VOS	1.125	1.25	1.375	V	See Figure 16 for waveform.
Delta VOS	Δ VOS	–	–	50	mV	See Figure 16 for waveform.
Rise/Fall Time	Tr, Tf	–	290	–	ps	Measured 20% to 80% using Figure 30 for termination. See Figure 15 for waveform.
Differential Asymmetry, peak-peak	V_da	–	25	–	mV	See Figure 17 for waveform.
Differential Skew, peak	V_ds	–	\pm 40	–	ps	See Figure 18 for waveform.
Overshoot Voltage, peak	V_ov	–	8	–	%	Measured as percent of VOD. See Figure 20 for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	15	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	3.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 8 .
Power Supply-Induced Phase Noise	PSPN	–	-75	–	dBc	50 mV peak-peak ripple on VDD.
		–	-88	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 8 .

Table 8. Electrical Characteristics – LVDS | Supply voltage (“order code”): 1.8 V \pm 5% (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal supply of 2.5 V and nominal frequency of 155.52 MHz unless otherwise stated. See [Figure 8](#) and [Figure 9](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	l _{dd_oe_nt}	–	32.5	–	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	l _{dd_oe_wt}	–	36	–	mA	Including load termination current. See Figure 30 for termination.
Current Consumption Output Disabled with Termination	l _{dd_od_wt}	–	42	–	mA	Including load termination current. See Figure 30 for termination. Driver output is at logic-high voltage levels.
Output Characteristics						
Differential Output Voltage	V _{OD}	250	330	450	mV	See Figure 16 for waveform.
Delta VOD	Δ V _{OD}	–	–	50	mV	See Figure 16 for waveform.
Offset Voltage	V _{OS}	1.125	1.25	1.375	V	See Figure 16 for waveform.
Delta VOS	Δ V _{OS}	–	–	50	mV	See Figure 16 for waveform.
Rise/Fall Time	T _r , T _f	–	290	–	ps	Measured 20% to 80% using Figure 30 for termination. See Figure 15 for waveform.
Differential Asymmetry, peak-peak	V _{da}	–	25	–	mV	See Figure 17 for waveform.
Differential Skew, peak	V _{ds}	–	\pm 40	–	ps	See Figure 18 for waveform.
Overshoot Voltage, peak	V _{ov}	–	8	–	%	Measured as percent of V _{OD} . See Figure 20 for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	17.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	3.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 8 .
Power Supply-Induced Phase Noise	PSPN	–	-73	–	dBc	50 mV peak-peak ripple on VDD.
		–	-88	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 8 .

Table 9. Electrical Characteristics – HCSL | Supply voltage (“order code”): 2.5 V \pm 10% (“25”), 3.3 V \pm 10% (“33”), 2.25 V to 3.63 V (“XX”), 1.8 V \pm 5% (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal supply of 2.5 V and nominal frequency of 155.52 MHz unless otherwise stated. See [Figure 10](#) and [Figure 11](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	32	–	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	46.5	–	mA	Including load termination current. See Figure 31 (a) and Figure 31 (b) for termination.
Current Consumption, Output Disabled with Termination	Idd_od_wt	–	52.5	–	mA	Including load termination current. See Figure 31 (a) and Figure 31 (b) for termination. Driver output is at logic-high voltage levels.
Output Characteristics						
Output High Voltage	VOH	0.60	0.7	0.95	V	See Figure 14 for waveform.
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 14 for waveform.
Output Differential Voltage Swing	V_Swing	1.1	1.4	1.6	V	See Figure 15 for waveform.
Rise/Fall Time	Tr, Tf	–	340	–	ps	Measured 20% to 80%. See Figure 15 for waveform.
Differential Asymmetry, peak-peak	V_da	–	65	–	mV	See Figure 17 for waveform.
Differential Skew, peak	V_ds	–	\pm 70	–	ps	See Figure 18 for waveform.
Overshoot Voltage, peak	V_ov	–	0	–	%	Measured as percent of V_Swing. See Figure 19 for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	27	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	3.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 10 .
Power Supply-Induced Phase Noise	PSPN	–	-70	–	dBc	50 mV peak-peak ripple on VDD
		–	-88	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 10 .

Table 10. Electrical Characteristics – Low-Power HCSL | Supply voltage (“order code”): 2.5 V \pm 10% (“25”), 3.3 V \pm 10% (“33”), 2.25 V to 3.63 V (“XX”), 1.8 V \pm 5% (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal supply of 2.5 V and nominal frequency of 155.52 MHz unless otherwise stated. See [Figure 12](#) and [Figure 13](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	33	–	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	33.5	–	mA	Including load termination current. See Figure 32 for termination.
Current Consumption, Output Disabled with Termination	Idd_od_wt	–	35.5	–	mA	Including load termination current. See Figure 32 for termination. Driver output is at logic-high voltage levels.
Output Characteristics						
Output High Voltage	VOH	0.8	0.9	1.15	V	See Figure 14 for waveform.
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 14 for waveform.
Output Differential Voltage Swing	V_Swing	1.6	1.83	2.0	V	See Figure 15 for waveform.
Rise/Fall Time	Tr, Tf	–	330	–	ps	Measured 20% to 80%. See Figure 15 for waveform.
Differential Asymmetry, peak-peak	V_da	–	55	–	mV	See Figure 17 for waveform.
Differential Skew, peak	V_ds	–	\pm 30	–	ps	See Figure 18 for waveform.
Overshoot Voltage, peak	V_ov	–	1	–	%	Measured as percent of V_Swing. See Figure 19 for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	18	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	6.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 12 .
Power Supply-Induced Phase Noise	PSPN	–	-73	–	dBc	50 mV peak-peak ripple on VDD.
		–	-82	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 12 .

Table 11. Absolute Maximum Ratings

Operation outside the absolute maximum ratings may cause permanent damage to the part. Performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Conditions	Min.	Max.	Unit
Continuous Power Supply Voltage Range (Vdd)		-0.5	4.0	V
Input Voltage, Maximum	Any input pin	–	Vdd + 0.3	V
Input Voltage, Minimum	Any input pin	-0.3	–	V
Storage Temperature		-65	150	°C
Maximum Junction Temperature		–	135	°C

Table 12. Thermal Considerations^[4]

Package	θ_{JA} (°C/W)	Ψ_{JT} (°C/W)	θ_{JB} (°C/W)	$\theta_{JC,Top}$ (°C/W)
3225, 6-pin	101	4.7	23	86
2520, 6-pin	111	3.7	24	116
2016 6-pin	134	3.4	24	147

Notes:

4. θ_{JA} , Ψ_{JT} , θ_{JB} and θ_{JC} are provided according to JEDEC standards 51-2A, 51-7, 51-8, and 51-12.01 with a 25°C ambient and 250 mW power consumption (typical of 1 GHz f_{out}). The conduction thermal resistances θ_{JB} and θ_{JC} are obtained with the assumption that all heat flows from the junction to a heat sink through either the solder pads (θ_{JB}) or the top of the package ($\theta_{JC,Top}$). These may be used in a two-resistor compact model. The values of θ_{JA} and Ψ_{JT} are strongly application dependent, and we report values based on the JEDEC thermal environment. θ_{JA} is the thermal resistance to ambient on a JEDEC PCB - it is a highly conservative estimate, since the JEDEC board does not have vias to PCB planes in the vicinity of the package. Ψ_{JT} can be used to estimate the junction temperature from measurements of the temperature at the top of the package if the thermal environment is similar to the JEDEC environment.

Table 13. Maximum Operating Junction Temperature^[5]

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	85°C
85°C	100°C
95°C	110°C
105°C	120°C
125°C	TBD

Notes:

5. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

Table 14. Environmental Compliance

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Soldering Temperature (follow standard Pb free soldering guidelines)^[6]	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C		
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78 Compliant		

Notes:

6. Please refer to [SiTime Manufacturing Notes](#).

Pin Description

Table 15. Pin Description

Pin	Map	Functionality	
1	OE/NF	Output Enable (OE)	H ^[7] : Specified frequency output L ^[8] : OUT: Logic HIGH,
		No Function (NF)	Open, 120 k Ω internal pull-down resistor to GND
2	NF	No Function	H or L or Open: No effect on output frequency or other device functions. ^[9]
3	GND	Power	Power Supply Ground
4	OUTP	Output	Oscillator output
5	OUTN	Output	Complementary oscillator output
6	VDD	Power	Power supply voltage ^[10]




Figure 3. Pin Assignments

Notes:

7. OE pin includes a 120 k Ω internal pull-up resistor to VDD when active high, and a 120 k Ω internal pull-down resistor to GND when active low. In noisy environments, the OE pin is recommended to include an external 10 k Ω resistor (Use 10k Ω pull-up if active high OE; use 10k Ω pull-down if active low OE) when the pin is not externally driven.
8. Differential Logic high means OUTP=VOH, OUTN=VOL.
9. Can be left open. SiTime recommends grounding it for better thermal performance.
10. A capacitor of value 0.1 μ F or higher between VDD and GND pins is required.

FlexSwing Configurations

A FlexSwing output-driver performs like LVPECL and additionally provides independent control of voltage swing and DC offset voltage levels. This simplifies interfacing with chipsets having non-standard input voltage requirements

and can eliminate all external source-bias resistors. FlexSwing supports power supply voltages from 1.71 V to 3.63 V, and the programmable VOH and VOL levels may be referenced to the voltage on either VDD or GND pins.

Table 16. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on VDD pin

Order Code V_Swing (V)		VLn																						
		A	B	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T	U	V	W	X	
VHn	A									AJ	AK	AL	AM	AN	AP	AQ	AR	AS	AT	AU	AV	AW	AX	
	B								1.94	BJ	BK	BL	BM	BN	BP	BQ	BR	BS	BT	BU	BV	BW	BX	
	C							1.94	1.86	CJ	CK	CL	CM	CN	CP	CQ	CR	CS	CT	CU	CV	CW	CX	
	D						1.94	1.86	1.77	DJ	DK	DL	DM	DN	DP	DQ	DR	DS	DT	DU	DV	DW	DX	
	E				1.94	1.86	1.77	1.69	EJ	EK	EL	EM	EN	EP	EQ	ER	ES	ET	EU	EV	EW	EX		
	F				1.94	1.86	1.77	1.69	1.61	FJ	FK	FL	FM	FN	FP	FQ	FR	FS	FT	FU	FV	FW		
	G			1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.676	0.59	0.51	0.42		
	H		1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25	
	J	1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25		
	K	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25			
	L	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25				
	M	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25					
	N	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25						
	P	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25							
	Q	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25								
	R	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25									
	S	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25										
	T	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25											
	U	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25												
	V	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25													
	W	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25														

Supply Voltage	Available Colors
1.8V±5%	Not Supported
1.71V to 3.63V	Not Supported
2.5V±10%	Blue
3.3V±10%	Blue Red
2.25V to 3.63V	Blue
Note 11	Gray

Note: 11. Please contact SiTime.

The above table identifies supported combinations of nominal VOH (i.e. VHn) and nominal VOL (i.e. VLn) in colored boxes. The two-character code in each box corresponds to the VHn and VLn codes specified in the 2nd column and 2nd row in the table, respectively. The number in each box indicates the nominal differential swing (i.e. VHn – VLn).

For example, order code “FS” selects VHn code “F” (i.e. Vdd-1.144 V) and VLn code “S” (i.e. Vdd-1.530 V) corresponding to a V_Swing of 0.845 V peak-peak, which may be used for supply voltages of 2.5 V ±10%, 3.3 V ±10% or (2.25 V to 3.63 V). Alternatively, an order code of “GS” corresponds to a VHn code “G” (i.e. Vdd-1.193 V) and a VLn order code “S” (e.g. Vdd-1.530 V) corresponding to a V_Swing of 0.760 V peak-peak, which may be used for a supply voltage of 3.3 V ±10%.

Table 17. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on GND pin

Order Code V_Swing (V)		C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T	U	V	W	X	Y	
		0.45V	0.49V	0.54V	0.59V	0.64V	0.69V	0.74V	0.79V	0.84V	0.89V	0.94V	0.99V	1.03V	1.08V	1.16V	1.23V	1.3V	1.38V	1.45V	1.53V	1.6V	
VHn	A																		AV	AW	AX	AY	
	B																			1.94	1.86	1.69	1.61
	C																			CU	CV	CW	CX
	D																			1.94	1.77	1.69	1.52
	E																			DT	DU	DV	DW
	F																			1.94	1.86	1.69	1.61
	G																			ET	EU	EV	EW
	H																			1.86	1.77	1.61	1.52
	J																			FS	FT	FU	FV
	K																			1.94	1.77	1.69	1.52
	L																			GS	GT	GU	GV
	M																			1.86	1.69	1.61	1.44
	N																			HS	HT	HU	HW
	P																			1.77	1.61	1.52	1.35
	Q																			JS	JT	JU	JV
	R																			1.94	1.86	1.77	1.69
	S																			KS	KT	KU	KV
	T																			1.94	1.86	1.77	1.69
	U																			LS	LT	LU	LV
	V																			1.52	1.44	1.27	1.18
	W																			MR	MS	MT	MU
	X																			1.94	1.86	1.77	1.69
	Y																			NQ	NR	NS	NT
	1																			1.94	1.86	1.77	1.69
	2																			PP	PQ	PR	PS
	3																			1.94	1.86	1.77	1.69

Note: 12. Please contact SiTime.

Test Circuit Diagrams

A 1.5 pF capacitive load is used at each differential output. Because of the additive input capacitance of the active probe used with the oscilloscope, the output characteristics for all signal types are measured with a total of 2 pF capacitive load.

Test Setups for LVPECL Measurements




Figure 4. Test setup to measure LVPECL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) without filter added^[13]




Figure 5. Test setup to measure LVPECL Output Waveform Characteristics, Current Consumption (with Termination 2)^[14], Output Enable/Disable Time, and Startup Time

Notes:

- 13. See Figure 6 for the test setup to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
- 14. See Figure 7 for the test setup to measure LVPECL Current Consumption with Termination 1 or without Termination.

Test Circuit Diagrams (continued)

Test Setups for FlexSwing Measurements^[15]




Figure 6. Test setup to measure FlexSwing Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added^[16]




Figure 7. Test setup to measure FlexSwing Output Waveform Characteristics, Current Consumption^[17], Output Enable/Disable Time, and Startup Time

Note:

- 15. The same test circuits are used for FlexSwing referenced to VDD and FlexSwing referenced to GND.
- 16. Test setup is also used to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
- 17. Test setup is also used to measure LVPECL Current Consumption with Termination 1 or without Termination.

Test Circuit Diagrams (continued)

Test Setups for LVDS Measurements




Figure 8. Test setup to measure LVDS Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 9. Test setup to measure LVDS Output Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

Test Circuit Diagrams (continued)

Test Setups for HCSL Measurements




Figure 10. Test setup to measure HCSL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 11. Test setup to measure HCSL Output Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

Test Circuit Diagrams (continued)

Test Setups for Low-Power HCSL Measurements




Figure 12. Test setup to measure Low-Power HCSL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 13. Test setup to measure Low-Power HCSL Output Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

Waveform Diagrams




Figure 14. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels per Differential Pin




Figure 15. LVPECL, LVDS, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels Across Differential Pair




Figure 16. LVDS Voltage Levels per Differential Pin

Waveform Diagrams (continued)




Figure 17. Differential Asymmetry (V_{da})




Figure 18. Differential Skew (V_{ds}) is measured as the Time between the Average Voltage Level and Crossing Voltage




Figure 19. Overshoot Voltage (V_{ov}) for LVPECL, FlexSwing, HCSL, Low-power HCSL




Figure 20. Overshoot Voltage (V_{ov}) for LVDS Output




Figure 21. OE Pin Enable Timing (T_{oe})




Figure 22. OE Pin Disable Timing (T_{od})

Termination Diagrams

LVPECL and FlexSwing Termination

The SiT9396 FlexSwing output drivers support low power without sacrificing signal integrity via simple terminations as shown in Figure 24 and Figure 26, compared to traditional LVPECL drivers. The FlexSwing and LVPECL outputs are

voltage-mode drivers. Use the table and figures below to select a termination circuit for the desired supply voltage. The table also provides LVPECL current consumption (I_{load}) into the load termination.

Table 18. Termination Options for LVPECL and FlexSwing Signaling

Signaling	Supply Voltage Order Codes	Termination Options					
		Figure 23	Figure 24	Figure 25	Figure 26	Figure 27	Figure 28
LVPECL referenced to Vdd	"25", "33", "XX"	OK to use $I_{load} = 40$ mA with 100 Ω near-end bias resistor	Do Not Use	OK to use $I_{load} = 28$ mA	OK to use	OK to use $I_{load} = 28$ mA	Do Not Use
FlexSwing referenced to Vdd		OK to use ^[18]	OK to use (See Figure 24 for frequency ranges and voltage swings)	OK to use ^[19]	OK to use	OK to use	Do Not Use
FlexSwing referenced to Gnd	"25", "33", "XX", "YY"	OK to use ^[18]	OK to use (See Figure 24 for frequency ranges and voltage swings)	Do Not Use	OK to use	Do Not Use	Do Not Use
	"18"			Do Not Use	OK to use	Do Not Use	OK to use




Figure 23. Recommended LVPECL and FlexSwing^[18] Termination when AC-coupled




Figure 24. Recommended FlexSwing Termination when AC-coupled




Figure 25. LVPECL and FlexSwing DC-coupled Load Termination with Thevenin Equivalent Network^[19]




Figure 26. LVPECL and FlexSwing with DC-coupled Parallel Shunt Load Termination




Figure 27. LVPECL and FlexSwing with Y-Bias Termination




Figure 28. FlexSwing Termination – Only for use with Supply Voltage Order Code "18"

Termination Diagrams (continued)

LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 29. LVDS AC Termination




Figure 30. LVDS DC Termination at the Load

HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V





Figure 31. (a) HCSL Source Termination and (b) HCSL Load Termination

Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 32. Low-power HCSL Termination

Notes:

- 18. [Contact SiTime](#) for optimum R_B values for FlexSwing options.
- 19. [Contact SiTime](#) for optimum R_1 and R_2 values for FlexSwing options.

Dimensions and Patterns — 2.0 x 1.6 mm x mm

Package Size – Dimensions (Unit: mm)^[20]

(TOP VIEW) (BOTTOM VIEW)

(SIDE VIEW)

	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.700	0.750	0.800
STAND OFF	A1	0.000	0.035	0.050
BODY SIZE	X	2.000 BSC		
	Y	1.600 BSC		
LEAD WIDTH	b	0.225	0.275	0.325
LEAD LENGTH	L	0.300	0.400	0.500
LEAD PITCH	e	0.730 BSC		
PACKAGE TOLERNCE	aaa	0.100		
MOLD FLATNESS	bbb	0.100		
COPLANARITY	ccc	0.080		

NOTE

1. ALL DIMENSION IN MM

SiTime	
PKG INFO	DRAWING NO.
6L PQFN 2.000x1.600x0.750 mm	POD-077-PQFN-006-C02016
DATE	REV SHEET
12/6/2021	B02 01

Recommended Land Pattern (Unit: mm)^[21]

Note : All units in mm.

SiTime	PKG INFO	SPL DRAWING NO.	
	6L PQFN 2.000x1.600 mm	SPL-077-PQFN-006-C02016	
DATE	REV	SHEET	
2020/04/20	A00	01	

Notes:

- 20. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of “Y” will depend on the assembly location of the device.
- 21. A capacitor of value 0.1 μ F or higher between VDD and GND is required. An additional 10 μ F capacitor between VDD and GND is required for the best phase jitter performance.

Dimensions and Patterns — 2.5 x 2.0 mm x mm

Package Size – Dimensions (Unit: mm)^[20]

(TOP VIEW) (BOTTOM VIEW)

(SIDE VIEW)

	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.800	0.850	0.900
STAND OFF	A1	0.000	0.350	0.050
BODY SIZE	X	D		
	Y	E		
LEAD WIDTH	b	0.330	0.380	0.430
LEAD LENGTH	L	0.550	0.650	0.750
LEAD PITCH	e	0.900 BSC		
PACKAGE TOLERANCE	aaa	0.100		
MOLD FLATNESS	bbb	0.100		
COPLANARITY	ccc	0.080		
HALF CUT WIDTH	S	0.075 REF		
HALF CUT DPETH	A3	0.075 REF		
NOTE				
1. ALL DIMENSION IN MM				

PKG INFO		DRAWING NO.	
6L PQFW 2.500x2.000x0.850 mm		POD-078-PQFW-006-C02520	
DATE	2020/9/23	REV	SHEET
		B00	01

Recommended Land Pattern (Unit: mm)^[21]

Note : All units in mm.

DATE	2020/04/20
------	------------

PKG INFO		SPL DRAWING NO.	
6L PQFW 2.500x2.000 mm		SPL-078-PQFW-006-C02520	
REV	A00	SHEET	01

PKG INFO		DRAWING NO.	
6L PQFW 2.500x2.000 mm		POD-078-PQFW-006-C02520	
REV	A00	SHEET	01

Dimensions and Patterns — 3.2 x 2.5 mm x mm

Package Size – Dimensions (Unit: mm)^[20]

(TOP VIEW)

(BOTTOM VIEW)

(SIDE VIEW)

	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.800	0.850	0.900
STAND OFF	A1	0.000	0.035	0.050
BODY SIZE	X	3.200 BSC		
	Y	2.500 BSC		
LEAD WIDTH	b	0.550	0.600	0.650
LEAD LENGTH	L	0.650	0.700	0.750
	L1	0.800 REF		
LEAD PITCH	e	1.100 BSC		
PACKAGE TOLERANCE	aaa	0.100		
MOLD FLATNESS	bbb	0.100		
COPLANARITY	ccc	0.080		
DIMPLE WIDTH	T	0.150 REF		
DIMPLE LENGTH	P	0.150 REF		
DIMPLE DEPTH	A2	0.100 REF		
NOTE				
1. ALL DIMENSION IN MM				
PKG INFO		DRAWING NO.		
6L PQFD 3.200x2.500x0.850 mm		POD-076-PQFD-006-C03225		
		REV	SHEET	
DATE	2020/9/23	B00	01	

Recommended Land Pattern (Unit: mm)^[21]

Note : All units in mm.

	PKG INFO	SPL DRAWING NO.	
	DATE	6L PQFD	SPL-076-PQFD-006-C03225
	2020/04/20	3.200x2.500 mm	REV SHEET
		A01	01

Additional Information

Table 19. Additional Information

Document	Description	Download Link
ECCN #: EAR99	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	—
HTS Classification Code: 8542.39.0000	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	—
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	https://www.sitime.com/support/resource-library/manufacturing-notes-sitime-products
Termination Techniques	Termination design recommendations	http://www.sitime.com/support/application-notes
Layout Techniques	Layout recommendations	http://www.sitime.com/support/application-notes
Evaluation Boards	SiT6760EB	TBD

Revision History

Table 20. Revision History

Revision	Release Date	Change Summary
0.1	10-May-2022	Advanced datasheet
0.6	3-June-2022	Preliminary datasheet
0.61	10-June-2022	Preliminary datasheet, misc. corrections
0.65	12-Aug-2022	Added Test Diagrams section Updated Electrical Characteristics tables and descriptions
0.66	23-Sep-2022	Formatting updates
0.67	1-Jan-2023	Updated company disclaimer, links, references and icons

SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2015-2023. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. This product is not suitable or intended to be used in a life support application or component, to operate nuclear facilities, in military or aerospace applications, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS: USED IN LIFE SUPPORT DEVICES, TO OPERATE NUCLEAR FACILITIES, FOR MILITARY OR AEROSPACE USE, OR IN OTHER MISSION CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

For aerospace and defense applications, SiTime recommends using only [Endura™ ruggedized products](#).

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.